



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/802,120	03/08/2001	Ashley Saulsbury	16747-012110	5587	
20350	7590 04/26/2004		EXAMINER		
TOWNSEND AND TOWNSEND AND CREW, LLP TWO EMBARCADERO CENTER EIGHTH FLOOR SAN FRANCISCO, CA 94111-3834			TSAI, HENRY		
			ART UNIT	PAPER NUMBER	
			2183	1.6	
			DATE MAILED: 04/26/2004		

Please find below and/or attached an Office communication concerning this application or proceeding.

8

	Application No.	_	Applicant(s)	<u>a</u>			
,	• •			(7)			
Office Action Summary	09/802,120		SAULSBURY ET AL.				
omoorioned dammary	Examiner		Art Unit				
The MAILING DATE of this communication app	Henry W.H. Tsai ears on the cover	sheet with the c					
Period for Reply			,				
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period w Failure to reply within the set or extended period for reply will, by statute, - Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b). Status	6(a). In no event, howe within the statutory min ill apply and will expire cause the application to	ever, may a reply be tin imum of thirty (30) day SIX (6) MONTHS from to become ABANDONE	nely filed s will be considered timely. the mailing date of this communic D (35 U.S.C. § 133).	cation.			
1) Responsive to communication(s) filed on <u>08 N</u>	<u>1arch 2001</u> .						
2a) This action is FINAL . 2b) ⊠ Thi	s action is non-fi	nal.					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is							
closed in accordance with the practice under <i>b</i> Disposition of Claims	=x parte Quayle,	1935 C.D. 11, 4	153 O.G. 213.				
4) Claim(s) 1-30 is/are pending in the application							
4a) Of the above claim(s) is/are withdrawn from consideration.							
5) Claim(s) is/are allowed.							
	6)⊠ Claim(s) <u>1-7, 9-16, and 18-30</u> is/are rejected.						
7)⊠ Claim(s) <u>8 and 17</u> is/are objected to.							
8) Claim(s) are subject to restriction and/or Application Papers	r election require	ment.					
9) The specification is objected to by the Examiner	•						
10) ☐ The drawing(s) filed on <u>17 September 2001</u> is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).							
11) The proposed drawing correction filed on is: a) approved b) disapproved by the Examiner.							
If approved, corrected drawings are required in reply to this Office action.							
12) The oath or declaration is objected to by the Examiner.							
Priority under 35 U.S.C. §§ 119 and 120							
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).							
a)☐ All b)☐ Some * c)☐ None of:							
1. Certified copies of the priority documents have been received.							
2. Certified copies of the priority documents have been received in Application No							
 3. Copies of the certified copies of the prior application from the International But * See the attached detailed Office action for a list 	reau (PCT Rule	17.2(a)).)			
14) Acknowledgment is made of a claim for domestic		•		cation).			
a) ☐ The translation of the foreign language pro 15)☐ Acknowledgment is made of a claim for domesti	visional applicati	on has been red	ceived.	,			
Attachment(s)	o priority under t	0.0.0. 33 120	e entrement than to				
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s) 6-	4)		y (PTO-413) Paper No(s). Patent Application (PTO-152)				

Art Unit: 2183

DETAILED ACTION

Double Patenting

1. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. See In re Goodman, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); In re Longi, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); In re Van Ornum, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); In re Vogel, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and, In re Thorington, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent is shown to be commonly owned with this application. See 37 CFR 1.130(b).

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

2. Claims 19, and 24-27 are provisionally rejected under the judicially created doctrine of obviousness-type double patenting as being unpatentable over claims 11, and 13-18 of copending Application No. 09/802,289. Although the conflicting claims are not identical, they are not patentably distinct from each other because claims 19, and 24-27 of the instant application contain(s) every element of claims 11, and 13-18 of copending Application No. 09/802,289 and as such anticipate(s) claims 11, and 13-18 of copending Application No. 09/802,289.

Art Unit: 2183

"A later patent claim is not patentably distinct from an earlier patent claim if the later claim is obvious over, or **anticipated by**, the earlier claim. <u>In re Longi</u>, 759 F.2d at 896, 225 USPQ at 651 (affirming a holding of obviousness-type double patenting because the claims at issue were obvious over claims in four prior art patents); <u>In re Berg</u>, 140 F.3d at 1437, 46 USPQ2d at 1233 (Fed. Cir. 1998) (affirming a holding of obviousness-type double patenting where a patent application claim to a genus is anticipated by a patent claim to a species within that genus). " <u>ELI LILLY AND COMPANY v BARR LABORATORIES</u>, INC., United States Court of Appeals for the Federal Circuit, ON PETITION FOR REHEARING EN BANC (DECIDED: May 30, 2001).

This is a <u>provisional</u> obviousness-type double patenting rejection because the conflicting claims have not in fact been patented.

Drawings

3. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Therefore, in claim 5, "program jump tables hold values, which are offset values from the current program counter value" must be shown or the feature(s) canceled from the claim(s). No new matter should be entered.

A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of

Art Unit: 2183

the application. The objection to the drawings will not be held in abeyance.

- 4. The drawings are objected to as failing to comply with 37 CFR 1.84(p)(5) because they include the following reference sign(s) not mentioned in the description: "S0"; "S1"; and "S2" (in Fig. 3). A proposed drawing correction, corrected drawings, or amendment to the specification to add the reference sign(s) in the description, are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.
- 5. The drawings are objected to as failing to comply with 37 CFR 1.84(p)(5) because they do not include the following reference sign(s) mentioned in the description: "200" (Page 20, line 21). A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.
- 6. The drawings are objected to because:

at page 10, lines 29-30, "the VLIW instruction word passes to execute stages 130 via 118" is not shown in the drawings; and

Application/Control Number: 09/802,120 Page 5
Art Unit: 2183

in Fig. 3, "Trac Stage" should read -Trap Stage -.

A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

Specification

7. The disclosure is objected to because of the following informalities:

at page 13, line 32, "20" should read -2° -; and "220" should read -2° -; and

at page 14, line 4, "220" should read -2^{20} -.

Appropriate correction is required.

Claim Objections

8. Claims 1-9 are objected to because of the following informalities: In claim 1, line 3, "or" should read -of-.

Appropriate correction is required.

Art Unit: 2183

Claim Rejections - 35 USC § 112

9. Claims 21-23, and 28 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

In claim 21, line 3, "the program counter register" lacks proper antecedent basis since it was not defined previously.

Similar problems exist in the other claims 22, and 28.

In claim 23, lines 2-3, "the current program counter value" lacks proper antecedent basis since it was not defined previously.

Applicant is required to review the claims and correct all language which does not comply with 35 U.S.C. § 112, second paragraph.

Claim Rejections - 35 USC § 102

10. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

⁽e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States

Art Unit: 2183

before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

11. Claims 1-5, 7, 9-15, and 18 are rejected under 35
U.S.C. 102(e) as being anticipated by Patel et al. (U.S. Patent
No. 6,338,160), hereafter referred as Patel et al.

Referring to claim 1, Patel et al. discloses as claimed a very long instruction word (VLIW) processing core comprising: a processing pipeline having N-number of processing paths for processing an instruction comprising N-number of P-bit instructions appended together to form a VLIW, said N-number of processing paths process said N-number of P-bit instructions in parallel on M-bit data words (see Col. 7, lines 32-34, regarding the Patel et al.'s processor is inherently to be used with very long instruction word (VLIW) computer; and note the above N, P, and M are variant. Patel et al.'s VLIW is inherently having at least N=2, P=16 or 32; and M=16 or 32 since most computers at year 2000 are at least a 32-bit system); and one or more register files (such as JAVA registers 44, see Fig. 1) having Q-number of registers (such as JAVA registers 44 having at least Q=2 registers, see Fig. 1), said Q-number of registers being

Art Unit: 2183

M-bits wide <u>(JAVA registers being such as 16 or 32 bit wide)</u>; wherein one of said Q-member of registers in at least one of said one or more register files is a program counter register which stores a current program counter value (<u>JAVA PC</u>, see Col. 4, lines 43-45, regarding the Java registers 44 including the <u>PC</u>, program counter indicating what bytecode is being executed, see also Fig. 3).

As to claims 2, and 11 Patel et al. also discloses: one of said Q number of registers in at least one of said one or more register files is a zero register which always stores zero (this is inherently existing when the registers are initialized or before being used).

As to claims 3, 12, and 29, Patel et al. also discloses: program jumps are executed by adding a value (<u>such as 2</u>) to the current program counter value (<u>JAVA register PC= A</u>) stored in the program counter register (<u>JAVA registers 44</u>, see Fig. 1) using a standard add operation (<u>see Col. 7</u>, lines 8-10).

As to claims 4, 13, and 30, Patel et al. also discloses: memory addresses are calculated by adding a value to the current program counter value (<u>JAVA register PC= A</u>) stored in the program counter register (<u>JAVA registers 44</u>, see Fig. 1) using a standard add operation (see Col. 7, lines 8-10).

Art Unit: 2183

As to claims 5, and 14, Patel et al. also discloses, as best understood: program jump tables (<u>see Fig. 9B</u>) hold values, which are offset values from the current program counter value.

As to claims 7, Patel et al. also discloses: said Q-number of registers within each of said one or more register files (JAVA registers 44, see Fig. 1) are either private or global registers, and wherein when a value is written to one of said O-number of said registers which is a global register within one of said plurality of register files, said value is propagated to a corresponding global register in the other of said one or more register files, and wherein when a value is written to one of said Q-number of said registers which is a private register within one of said one or more register files (JAVA registers 44, see Fig. 1), said value is not propagated to a corresponding register in the other of said one or more register files. if it is interpreted that Patel et al.'s system has only one JAVA register file. Therefore, Q-number of registers therewithin can be interpreted as private registers. The value written to JAVA registers 44, see Fig. 1, which is a private register within one of said one or more register files, said value is not propagated to a corresponding register in the other of said one or more register files.

Art Unit: 2183

As to claim 9, Patel et al. also discloses: said program counter register (<u>JAVA PC see also Fig. 3</u>) is a global register (<u>note when there is only one register file, the registers</u>

therein can also broadly and reasonably be interpreted as a global register).

Note claim 10 comprises the limitations of claim 1 and 7 which are disclosed by Patel et al. as set for the above.

12. Claims 19, 20, 24, 26, and 28 are rejected under 35
U.S.C. 102(e) as being anticipated by Drabenstott et al. (U.S. Patent No. 6,366,999), hereafter referred to as Drabenstott et al.

Referring to claim 19, Drabenstott et al. discloses, as claimed, in a computer system, a scalable computer processing architecture, comprising: one or more processor chips (see Fig. 1), each comprising: a processing core (processing elements: PE1, PE2, and PE3 see Fig. 1), including: a processing pipeline having N-number of processing paths, each of said processing paths for processing instructions on M-bit data words; and one or more register files (PE CONFIG REGISTER FILES, 127, see Fig. 1), each having Q-number of registers, said Q-number of registers being M-bits wide (note the above N, Q, and M are variant. Drabenstott et al.'s VLIW is inherently having N, Q,

Art Unit: 2183

and M bit number more than 1); an I/O link (PE local memory & data bus interface, 157, 157', 157', see Fig. 1) configured to communicate with other of said one or more processor chips or with 1/0 devices (since the processor, as shown in Figs. 1 and 5B, is a VLIW-based processor, see also Col. 6, lines 12-15, regarding "SP/PEO and the other PEs use a five instruction slot iVLIW architecture which contains a very long instruction word memory (VIM) 109"); a communication controller (cluster switch 171 see Fig. 1, and Col. 6, lines 43-44) in electrical communication with said processing core and said I/O link (PE local memory & data bus interface, 157, 157', 157', see Fig. 1); said communication controller (cluster switch 171 see Fig. 1, and Col. 6, lines 43-44) for controlling the exchange of data between a first one (such as that comprising PE1) of said one or more processor chips (comprising processing elements: PE1, PE2, and PE3 see Fig. 1) and said other (such as that comprising PE2) of said one or more processor chips (comprising processing elements: PE1, PE2, and PE3 see Fig. 1see Fig. 1); wherein said computer processing architecture can be scaled larger by connecting together two or more of said processor chips in parallel via said 1/0 links (PE local memory & data bus interface, 157, 157', 157', see Fig. 1) of said processor chips, so as to create multiple processing core (processing elements:

Page 12

Application/Control Number: 09/802,120

Art Unit: 2183

PE1, PE2, and PE3 see Fig. 1) pipelines which share data therebetween.

As to claim 20, Drabenstott et al. also discloses: one of said Q number of registers in at least one of said one or more register files is a zero register which always stores zero (this is inherently existing when the registers are initialized or before being used).

As to claim 24, Drabenstott et al. also discloses: a processing instruction comprises N-number of P-bit instructions appended together to form a very long instruction word (VLIW) (as set forth above, since the processor, as shown in Figs. 1 and 5B, is a VLIW-based processor, see also Col. 6, lines 12-15, regarding "SP/PEO and the other PEs use a five instruction slot iVLIW architecture which contains a very long instruction word memory (VIM) 109"), and said N-number of processing paths process N number of P-bit instructions in parallel (note the above N, P, and M are variant. Drabenstott et al.'s VLIW is inherently having N, P, and M bit number more than 1).

As to claim 26, Drabenstott et al. also discloses: said

Q-number of registers within each of said one or more register

files (PE CONFIG REGISTER FILES, 127, see Fig. 1) are either

private or global registers, and wherein when a value is written

to one of said Q-number of said registers which is a global

Art Unit: 2183

register within one of said plurality of register files, said value is propagated to a corresponding global register in the other of said one or more register files (PE CONFIG REGISTER FILES, 127, see Fig. 1), and wherein when a value is written to one of said Q-number of said registers which is a private register within one of said one or more register files (PE CONFIG REGISTER FILES, 127, see Fig. 1), said value is not propagated to a corresponding register in the other of said one or more register files. Note the value being propagated to a corresponding global register; and the value being not propagated to a corresponding private register are inherent for the Drabenstott et al.'s system.

As to claim 28, Drabenstott et al. also discloses: the program counter register is a global register (since the PC value is transferred and commonly used in the Drabenstott et al.'s system).

Claim Rejections - 35 USC § 103

13. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

Art Unit: 2183

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

14. Claims 6, and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Patel et al..

Patel et al. discloses the claimed invention except for explicitly showing that M=64, Q=64, and P=32.

However, it is well known in the art to have a computer system having M=64, Q=64, and P=32.

It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify Patel et al.'s system to comprise M=64, Q=64, and P=32 since it is just an alternative bit size comparing with that used in the Patel et al.'s system.

Further, as shown in re Rose, 105 USPQ 237 (CCPA 1955), to make changes in size/range generally does not provide patentable weight to the claimed invention.

15. Claims 21-23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Drabenstott et al. in view of Patel et al..

Art Unit: 2183

Drabenstott et al. discloses the claimed invention except for: program jumps are executed by adding a value to the current program counter value stored in the program counter register using a standard add operation; memory addresses are calculated by adding a value to the current program counter value stored in the program counter register using a standard add operation; and program jump tables hold values, which are offset values from the current program counter value.

Patel et al. discloses : program jumps are executed by adding a value (<u>such as 2</u>) to the current program counter value (<u>JAVA register PC= A</u>) stored in the program counter register (<u>JAVA registers 44</u>, see Fig. 1) using a standard add operation (<u>see Col. 7</u>, <u>lines 8-10</u>); memory addresses are calculated by adding a value to the current program counter value (<u>JAVA register PC= A</u>) stored in the program counter register (<u>JAVA registers 44</u>, see Fig. 1) using a standard add operation (<u>see Col. 7</u>, <u>lines 8-10</u>); and program jump tables (<u>see Fig. 9B</u>) hold values, which are offset values from the current program counter value.

It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify Drabenstott et al.'s system to comprise program jumps being executed by adding a value to the current program counter value stored in

Art Unit: 2183

the program counter register using a standard add operation; memory addresses being calculated by adding a value to the current program counter value stored in the program counter register using a standard add operation; and program jump tables holding values, which are offset values from the current program counter value, as taught by Patel et al., in order to facilitate the operations with program jumps or branches and to facilitate memory addressing for the Drabenstott et al.'s system.

16. Claim 25 is rejected under 35 U.S.C. 103(a) as being unpatentable over Drabenstott et al.

Drabenstott et al. discloses the claimed invention except for explicitly showing: using Q=64 registers in the register file.

However, it is well known in the art to have a computer system having Q=64 registers in the register file.

It would have been obvious to one having ordinary skill in the art at the time the invention was made to modify Drabenstott et al.'s system to comprise having Q=64 registers in the register file since it is just an alternative bit size comparing with that used in the Drabenstott et al.'s system.

Art Unit: 2183

Further, as shown in re Rose, 105 USPQ 237 (CCPA 1955), to make changes in size/range generally does not provide patentable weight to the claimed invention.

Allowable Subject Matter

17. Claims 8, and 17 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Conclusion

18. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure, wherein Levy et al.'175 also discloses private and global registers in register file as the claimed invention.

Contact Information

19. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dr. Henry Tsai whose telephone number is (703) 308-7600. The examiner can normally be reached on Monday-Thursday from 8:00 AM to 5:00 PM.

Art Unit: 2183

If attempts to reach the examiner by telephone are unsuccessful, the examiner supervisor, Eddie Chan, can be reached on (703) 305-9712. Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the TC 2100 receptionist whose telephone number is (703) 305-3900.

20. In order to reduce pendency and avoid potential delays,
Group 2100 is encouraging FAXing of responses to Office actions
directly into the Group at fax number: 703-872-9306.

This practice may be used for filing papers not requiring a fee. It may also be used for filing papers which require a fee by applicants who authorize charges to a PTO deposit account. Please identify the examiner and art unit at the top of your cover sheet. Papers submitted via FAX into Group 2100 will be promptly forward to the examiner.

HENRY W. H. TSAI

PRIMARY EXAMINER

April 18, 2004